

DYNAMIC ADDER WITH REDUCED LOGIC

Abstract of the Disclosure

A dynamic parallel adder is provided which eliminates the positive (or negative) complimentary carry generate and propagate signal logic normally used to implement a conventional dynamic parallel adder. The method for implementing the inventive adder uses a novel XOR configuration constructed with dynamic CMOS logic circuits.

5
S R
1500-44.APP

09283316.060000